Regviz

Freescale Semiconductor /MK70F15WS /DDR /CR30

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR30

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK61F15WS/DDR/CR30#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)RSYNCRF 0RESERVED0INTSTAT0RESERVED0 (0)INTACK

INTACK=0, RSYNCRF=0

Description

DDR Control Register 30

Fields

RSYNCRF

Resynchroize after Refresh

0 (0): No effect

1 (1): Enable
RESERVED

Reserved
INTSTAT

Interrupt Status
RESERVED

Reserved
INTACK

Interupt Acknowlege

0 (0): No effect

1 (1): Clear the corresponding bit in INTSTATUS

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data